A tree growing technique is used here together with classical scheduling algorithms in order to improve the test concurrency having assigned power dissipation limits. First of all, the problem of unequal-length block-test scheduling under power dissipation constraints is modeled as a tree growing problem. Then a combination of list and force-directed scheduling algorithms is adapted to tackle it. The goal of this approach is to achieve rapidly a test scheduling solution with a near-optimal test application time. This is initially achieved with the list approach. Then the power dissipation distribution of this solution is balanced by using a forcedirected global priority function. The force-directed priority function is a distribution-graph based global priority function. A constant additive model is employed for power dissipation analysis and estimation. Based on test scheduling examples, the efficiency of this approach is discussed as compared to the other approaches.
INTRODUCTION
It is well known that VLSI devices running in test mode consume more power than when running in normal mode [l] . Thus, one of the major considerations in test schedirliiig is the fact that the heat dissipated during test applicatioii is much higher than during normal mode. Test scheduling is strongly related to test coiicurreiicy. Test concurrency is a design property which impacts testability and power. dissipation. To satisfy high fault coverage goals with reduced test application t i n~ under certain power dissipation comtraiiits, the testing of all components on the system should be performed in parallel to the greatest extent possible. This paper focuses on the high-level po,ver-coristraiiied blocktesf scheduling problem. As the device technologies such as VLSI and MCM become mature, this problem lacks of practical solutions. An efficient scheme for overlaying the block-tests, called extended tree growing tecliriique, is employed here together with a combination of classical scheduling algorithms in order to search for power-constrained block-test schedule profiles in a polyrioniial time. The algorithm fully exploits test parallelism under power dissipation constraints. This is achieved by overlaying the block-test intervals of compatible subcircuits to test as many of them as possible concurrently so that the maximum accumulated power dissipation is balanced and does not go over the given limit. This overlaying process is modeled with the help of the extended tree growing technique. A combination of list and force-directed ~~Iiediiliiig algorithms, proposed before, is used together with the extended tree growing technique in order to search for near-optimal test scheduling solutions. A coiistaiit additive model is employed for power dissipation analysis and estimation throughout the algorithm.
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TEST SCHEDULING PROBLEM

PROPOSED APPROACH
Power dissipation during test, especially at high level, was seldom under research so far. Some approaches tackled the power dissipation problem during test application at low-level: switching activity conscious ATPG, scan latch reordering, test vector reordering, and test vector inhibiting. The BIST scheduling approach given in [I] is one of the first to take into account the power dissipation during test scheduling at block level. It performs global optimization considering also other factors such as block type, adjacency of blocks (device floor plan), but the latter are hardly known at high-level.
[2] makes for the first time a thorough theoretical analysis of the power-constrained test scheduling (PTS) problem at IC level. It proposes a compatible test clustering technique which is an NP-complete approach.
Instead, a greedy approach is proposed in this paper. It has a polynomial complexity, which is very important for the success of the system-level test scheduling problem. It is a sequence involving list and force-directed scheduling algorithms adapted to work with a growing tree like modeling of the power-constrained test scheduling process. The proposed algorithm deals with tests of blocks of logic, which do not have equal test length. Thus, it is an uriequa/-ieiigti? block-test scheduling. It is meant to be part of a system-level block-test approach to be applied on a modular view of a test hierarchy. The modular elements of this hierarchy could be: subsystems, backplanes, boards, MCM's, IC's (dies), macro blocks and RTL transfer blocks. Every test node t , is characterized by a few parameters. which it has previously been assigned with. after the test scheduling optimization has been applied on it. These features are: test application time T,, power dissipation P,. and test resource set R E S S E T , . This approach assumes a bottom-up traversing of the hierarchical test model within a divide et irnpera optimization style.
Figure 1: Merging Step Example
TREE GROWING TECHNIQUE
The tree growing technique has been proposed before in [3.4]. However, it will be explained again for paper clarity reasons. The block-test set is huge in complex VLSI circuit designs and ranges in test length. Thus. it is possible to schedule some short tests to begin (if they are resource and power dissipation compatible) when subcircuits with shorter testing time have finished testing, while other subcircuits with longer testing time have not. Therefore. the test scheduling discipline assumed here is the par-titioi~ed rcstirig with ruri to coriip/etior? defined in [SI. The tree &V""l?g techriiqire given in [3] is very productive from this point of view.
That is because it is used to exploit the potential of test parallelism by merging and constructing the coizcurimt tesrnble sets (CTS).
This was achieved by means of a binary tree structure (not necessarily complete), Called computibiliry tree, which was based on the compatibility relations among the tests.
A big drawback in [3] is that the compatibility tree is a binary one. This limits the number of children test nodes that could be overlapped to the parent test node to only two. In reality the number of children test nodes can be much bigger, as in the examples depicted in figures I and 2. Therefore an expanded cumpatibility tree (ECT), given by means of a generalized tree, is proposed instead to overcome this problem. Figure 2 gives the test scheduling chart and the ECT for the first test scheduling example presented in [4] . Figure 3 depicts the power-test scheduling c h a for the scheduling solution generated by the proposed approachi when there are no power constraints. In figure 2 , the sequence of nodes contained in the same tree path represents an expansion of the CTS. Given a partial scheduling chart of a CTS, a test t can be merged in this CTS if and only if there is at least one tree path P in the corresponding compatibility tree of CTS, such that every test contained in the nodes of P is compatible to t. The compatibility relation here has three components. Firstly, tests have to be compatible from a conflicting resources point of view. Secondly. the test length of the nodes in a tree path have to be monotonously growing from leaf to root. Thirdly, the power dissipation accumulated on the above tree path should be less than or equal to P,,,.
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Figure 2: Tree Growing Example A rnergirzg step example is given in figure 1 . Partial test schedule charts are given at the top, while partially grown compatibility trees are given at the bottom. Suppose tests f2, t 3 and t 4 are com-. patible to t 1 , while they are not compatible to each other. Suppose T I , Tl, T 3 and TJ are, respectively, the test lengths of tests t l , ta.. schedule and its associated ECT in figure l(b) .
The process of constructing CTS's can be implemented by ex. panding (growing) the ECT from the roots to their leaf nodes. The root nodes are considered test sessions, while the expanded tree paths are considered their test subsessions. When a new test has to be merged with the CTS, the algorithm should avail of all possible: paths in the ECT. In order to keep track of the available tree paths and to avoid the complexity of the generalized tree travel problem, a list of potentially e.rpaizdnble tree paths (ETP) is kept. This list is kept by means of special nodes that are inserted as leaf nodes within each ETP of ECT. These leaf nodes are called gaps and are depicted as hatched or shaded nodes in figures I and 2. There are two types of gaps. The first set of gaps (hatched) are those "rest gaps" left behind each merging step, like it was the case of GAP1 V-256 and G.Wl -t. 1 in the above example. They are similar to the uncomplete branches of the binary tree from [3] . The second set of gaps (shaded). are actually bogus gaps generated as the superposition of the leaf nodes and their twins as in the equivalence given at the right of figure 2 . They are generated in order to keep track of "non-saturated" tree paths. which are also potential ETP's. By "non-saturated' tree path is meant any ETP who's accumulated power dissipation is still under the given power dissipation limit. 
ADAPTED SCHEDULING APPROACH
A clear parallel between the HLS scheduling problem and the
PTS scheduling problem is given by the similarities between the csteps in HLS and the test (subjsessions in PTS. between operations (HLS) and block-tests (PTS)
. and between hardware resource constraints (HLS) and power dissipation constraints (PTS ). Therefore. there is an obvious coincidence between the process of assigning operations to c-steps (HLS scheduling) and the process of assigning block-tests to test (sublsessions (PTS ).
A comparison of the classical HLS approaches adapted to the power-constrained bloch-test scheduling problem is given in [4]. Firstly. a classical HLS register allocation algorithm such as the left-edge algorithm (HLS-LEA) was adapted there. The approach was named power-test scheduling based on left-edge algorithm (PTS-LEA). Secondly, the HLS list scheduling algorithm (HLS-LS) was employed as a greedy power-test list scheduling algorithm (PTS-LS). In PTS-LS. the next test session expansion was carried out using a local priority function. The local priority function was in this case given by a system of two lists. Firstly, the list of blocktests left at a certain moment to be scheduled. which are ordered by the block-test mobility. Secondly, the list of test (sub)sessions (to be expanded) ordered by their accumulated power dissipation. Local priority functions do not render all the time optimal solutions. Therefore. global priority functions are preferable. The main difference between list scheduling (LS) and force-directed scheduling (FDS) approaches is the forecasting ability of their priority functions. Thus, thirdly, a Force function was employed in PTS-FDS to steer the test scheduling so that the final solution has a more balanced and efficient test power-dissipation. Finally. the i~~eaii-sq~~are-ri-ror based scheduling (PTS-MSE) algorithm aimed to achieve a balanced outcome merely by assessing the powercwicrrrr-eric~~ disrribufioii graphs (PCDG) and the effect of blocktesvtest-subsession assignments by using a least riicclrz sqirarr error (MSE) function. Unlike the PTS-FDS approach, the time consuming stage of Foi-ces calculations was avoided by using the MSE function, resulting in a computationally more efficient solution.
It has been noticed in [4] that the PTS-LS-like approaches (PTS-LEA and PTS-LS) generate rapidly results which exhibit usually very good test application times. The lack of their solutions is that their power dissipation characteristics are poor. That is because the power dissipation distribution is not balanced. These characteristics can be improved though by the PTS-FDS-like approaches (PTS-FDS and PTS-MSE). PTS-FDS-like approaches consume more computational time on calculating the global priority function but render solutions without power spikes. This is the goal of the two-step PTS-LSFDS approach proposed here. Firstly, to generate a solution exhibiting a good test application time using PTS-LS-lihe approaches. And secondly, to balance the power dissipation distribution of this solution by running on it PTS-FDSlike approaches. Because of space reasons the authors chose for this paper only the PTS-LS approach to accomplish the first step and the PTS-FDS approach for the second step.
The test application time of a power-test scheduling solution is given by the sum of the test lengths given by growing tree's roots. In order to keep this time characteristic unchanged. the PTS-FDS algorithm starts re-shuffling the block-tests leaving the root bloch- tests (test session set) unchanged. Then by using the force-directed global priority function the block-tests are re-accommodated in the growing tree generating new test subsessions. The complexity of the PTS-LS approach is O(n'), while the complexity of the PTS-FDS approach is O(,n3). Since this approach runs PTS-LS and PTS-FDS sequentially, its complexity is O(n3).
EXPERIMENTAL RESULTS
In this section two test scheduling examples are presented. The first example is discussed in order to provide a deeper insight into the results of this approach. It is the second example from [4]. Thus, a comparison of the power-test characteristics exhibited by power-test scheduling solutions is discussed for a block-test set example chosen randomly. In the end the approach is ruh for a block-test set example taken from [6] . This example is developed on the ASIC Z design discussed earlier on in [ I ] and [2].
The power-test scheduling chart solution of this approach for the first example from [4] without power constraints is depicted in figure 3 . The power-test characteristics of the chart are also given there : test length (TL), maximum power dissipation (MPD), average power dissipation (AVPD), total power dissipation dispersion (PDD), and root mean square power dissipation (RMS). TL represents the total test application time of the test scheduling solution. MPD is the maximum power dissipation over the final power-test scheduling solution. AVPD is considered the ideal MPD when all the ETPs would exhibit the same accumulated power dissipation, that is, the power dissipation would be fully balanced over the power-test scheduling chnrt. It is calculated as the ratio between the power-test area, taken up by the chart, and TL. The rectangle given by AVPD and TL would be the ideal power-test scheduling chart and, therefore, the ideal test schedule profile. PDD is directly proportional to the accumulated power dissipation dispersion over the power-test scheduling chart. which is considered to be given by the power-test area left unused inside the power-test rectangle having MPD and TL as sides. PDD is calculated as the difference between MPD and AVPD. RMS gives the root mean square value for the power dissipation distribution of a power-test chart.
In tables 1 and 2 these characteristics are listed for PTS-LS, PTS-FDS and PTS-LSFDS approaches in order to compare them.
They are generated for a range of power dissipation constraints from totally relaxed to fully tight. Analyzing the experimental results it can be noticed that the PTS-LSFDS does not improve PTS-LS solution's TL. This is due to the fixed set of roots taken over by PTS-FDS from the PTS-LS solution. This might be a drawback of PTS-LSFDS when the PTS-FDS solution already exhibits better TL because it might turn out that the initial generation of the PTS-LS solution is a waste of time. For the first example, when there are loose power constraints, even though PTS-LSFDS's TL is greater than PTS-LS's TL, the power characteristics are better for the PTS-LSFDS solution. This turns out to be eventually a power-time trade-off. A.second feature of the PTS-LSFDS solutions is that they are better than the PTS-LS solutions .only for loose power constraints. For tight power constraints the PTS-FDS step of the PTS-LSFDS approach struggles to improve the power dissipation balance and to comply with the power dissipation constraint having at the same time a time constraint as well. The latter is given by PTS-LS solution's TL. When the power constraint becomes tight PTS-LSFDS's PTS-FDS step fails to comply anymore with the TL constraint given by PTS-LSFDS's PTS-LS step.
S. CONCLUSIONS
This power-constrained block-test scheduling approach is based on the classical LS and FDS algorithms adapted to an extended tree growing technique. This two-step approach tends to improve the power characteristics of PTS-LS solutions for loose power constraints. Generally, it generates power-test scheduling solutions exhibiting better power characteristics then both PTS-LS and PTS-FDS approaches. Thus, this approach is mostly beneficial when the test application time of the PTS-LS solutions is shorter than that of the PTS-FDS solutions. This positive result would tradeoff the longer run time of this approach. which is roughly the sum of PTS-LS and PTS-FDS approaches' run times. V-258
